

METHOD AND APPARATUS FOR DETECTING SLOW AND SMALL CHANGES
OF ELECTRICAL SIGNALS INCLUDING THE SIGN OF THE CHANGES, AND
CIRCUIT ARRANGEMENT FOR THE EXACT DETECTION OF THE PEAK
VALUE OF AN ALTERNATING VOLTAGE

CROSS-REFERENCE TO RELATED APPLICATIONS

1 This application is a continuation-in-part of copending United States Patent
2 Application No. 10/031,106 filed January 10, 2002 which is the U.S. national stage of
3 International Patent Application No. PCT/HU00/00071 filed July 3, 2000 and is a
4 continuation-in-part of copending United States Patent Application No. 10/031,103
5 filed January 10, 2002 which is the U.S. national stage of International Patent
6 Application No. PCT/HU00/00073 filed July 3, 2000. The entire disclosure of each
7 and every one of the aforementioned United States and International Patent
8 Applications is hereby incorporated herein by reference thereto.

9

10 BACKGROUND OF THE INVENTION

11 The invention relates to a method and apparatus for detecting slow and
12 small changes of electrical signals including the sign of the changes, and circuit
13 arrangement for the exact detection of the peak value of an alternating voltage.
14 Under the term "electrical signals" a direct current voltage or quantities that can be
15 represented by the measurement of direct current voltages are understood, such
16 quantities are e.g. output signals of current or temperature probes.

17 Direct current voltages can generally be measured with a required accuracy. There
18 are, however, special tasks of measurements, wherein changes should be exactly
19 detected, which are very low relative to the level of the direct current voltage, e.g. 10-3
20 or 10-4 times of the DC level, and such changes take place slowly, e.g. during a couple
21 of hours. The difficulty of the task increases if the occurrence of such slow changes
22 should be detected very fast that means less than a couple of minutes, and the
23 detection time might be in the order of magnitude of 10 seconds. In case of such
24 detection tasks conventional methods of measuring voltages cannot be used, since the
25 useful signal is not higher than the accuracy of the measurements.

1 Typically such a task is the determination of the end-of-charge moment in case of
2 charging batteries. Especially, when the battery is charged intensively with a high
3 charging current, the charging process should be finished as soon as the fully charged
4 state has been reached, otherwise the battery might suffer an irreversible damage.
5 The end-of-charge state is often indicated by a very low change of the battery voltage
6 which can be below 1 mV, or such an indication can be the end of a similarly low
7 decrease of the battery voltage.

8 In the booklet of Motorola Inc. SG 73/D Rev. 17, 1998 of the Master Selection
9 Guide series, an integrated battery charger circuit type MC33340P is described that can
10 detect the decrease of the battery voltage by a sensitivity of 4 mV. The required
11 accuracy is much higher than this value, and it is not sufficient to detect the decrease
12 of the voltage only, one has to determine the tendency of the change as well. The
13 tendency means the determination whether the signal has decreased by a
14 predetermined extent, it has increased at least by that extent or it has remained
15 unchanged i.e. the fluctuations have not exceeded the predetermined level.

16 US Patent 4,137,493 describes a detector circuit for detecting changes in the level
17 of a DC voltage used for controlling the end-of-charge moment of a battery charger.
18 In this detector a capacitor is charged in sampling periods to the DC voltage, and in
19 each sampling period if the DC voltage level has changed since the previous period,
20 a charging or discharging current will flow through the lead out wire of the capacitor
21 until it takes the new DC value. This transient current is monitored and compared with
22 a reference voltage. The accuracy of this detector is limited by the non-compensated
23 DC offset of the applied circuitry.

24 In case of very small changes of voltage signals there is no kind of reliable and
25 accurate means available that would be able to detect the steepness of the changes or
26 the persistence of an unchanged state of the signal. The knowledge of such parameters
27 would be, however, desirable in several fields of the technique.

28 In case if the signal to be monitored is not constituted by a direct current voltage
29 but by a quantity that is repeated periodically like pulses, then the detection problem

1 will be more difficult, since no peak detector is known that could generate a direct
2 current level from the pulsating electrical signal with the required accuracy. The non-
3 linear components used for the detection have temperature-dependent properties
4 which often fluctuate, and the direct current signal processing has both offset and drift
5 errors. These side effects will not be negligible any more if such changes of the signal
6 have to be determined, which are by orders of magnitude below the signal level.

7 A peak detector is described in DD patent 101 988, wherein the input AC voltage
8 is rectified and filtered. This DC voltage is then sampled and a capacitor is charged.
9 The sampling pulses are generated by forming the first and second differential
10 quotient signal of the rectified voltage, and the circuit is capable of detecting a single
11 maximum at a time. The accuracy is decreased by the short nature of the sampling
12 pulses and by the fact that the rectified voltage has a substantial DC component that
13 makes processing difficult.

14

15 BRIEF SUMMARY OF THE INVENTION

16 One object of the invention is to provide a method and an apparatus that makes
17 possible both the safe detection of the slow and small changes of a direct current
18 voltage and the determination of the tendency of the changes, wherein the changes
19 are by three decimal orders of magnitude smaller than the DC level, and which has
20 a circuit design that facilitates mass production.

21 A further object of the invention is to provide a circuit arrangement that can carry
22 out the peak detection of repetitive pulse signals without any fluctuation of the DC
23 level and which has the required accuracy.

24 These objects can be met by apparatus for detecting slow and small changes of
25 electrical signals including the sign of the changes, comprising:

26 -a controlled switch connected in the path of the signal to be detected;
27 -a capacitor connected with a first terminal to the switch and charged to the
28 voltage of said signal;
29 -an amplifier with an input connected to second terminal of the capacitor and

1 generating a pulse signal corresponding to the charge or discharge current of the
2 capacitor having corresponding proper sign;
3 -a window comparator having first and second reference voltages (+UK, -UK)
4 determining a window, and a signal input connected to output of the amplifier for
5 indicating whether the output signal of the amplifier lies in the range defined by the
6 window or it has been crossed in negative or positive directions;
7 -storage and logical units each having first and second storage means; and
8 -a pulse generator connected to control input of the controlled switch to make it
9 closed for periodically repeated sampling periods, and also connected to the storage
10 and logical units,
11 wherein said first storage means storing the logical state of the window
12 comparator taken during said pulse signal with proper sign, and a predetermined
13 section of each pulse of said pulse generator reading such stored values of said first
14 storage means into said second storage means.

15

16 BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING

17 The invention will now be described in connection with preferable
18 embodiments thereof, wherein reference will be made to the accompanying
19 drawings. In the drawings:

20 Fig. 1 is a simplified circuit diagram of an exemplary embodiment of the
21 detection circuit according to the invention;
22 Fig. 2 shows the forms of the pulses of the pulse generator 9;
23 Figs. 3a to 3k show the time diagrams of the signals that can be measured at a
24 few number of characteristic places of the detection circuit; and
25 Fig 4 is the circuit diagram of a current detector.

26

27 DETAILED DESCRIPTION OF THE INVENTION

28 In the circuit shown in Fig. 1 the signal to be monitored is a direct current
29 voltage, and its line is coupled to input terminal 1. A controlled switch 2, realized

1 by a contact of relay 10 or by a high quality electronic switch, is connected in series
2 with the input terminal 1. The other wire of the switch 2 is connected to an arm of a
3 capacitor 3 of precision design, and the other arm is connected to resistor 4 and to
4 positive input of a controlled amplifier 5 that comprises a feedback loop. The
5 output of the controlled amplifier 5 is coupled through a branch to its own negative
6 input, whereas the branch comprises a potentiometer 6 and an RC member, also
7 connected to the negative input. The potentiometer 6 is adapted for adjusting the
8 amplification. When a short unipolar voltage pulse is coupled to the positive input
9 of the controlled amplifier 5 and it decays, under the effect of the feedback a half-
10 wave pulse will appear at the output that has an inverse phase relative to the pulse
11 at the input.

12 The output of the controlled amplifier 5 is connected to signal input of a window
13 comparator 7. The width of the window for comparison can be adjusted, two
14 stabilized voltages +UR and -UR are used for this purpose, and their level can be
15 changed by circuits not shown in Fig. 1. A potentiometer 12 is used to adjust the DC
16 window to be symmetric relative to the DC level at the signal input. The window
17 comparator 7 has two outputs, of which signal will appear on the one, that lies in the
18 direction where the signal voltage has crossed the adjusted voltage limit. The outputs
19 of the window comparator 7 are coupled through respective AND gates 13 and 14 to
20 write inputs of respective bistables 8a and 8b. The second inputs of the AND gates 13,
21 14 are coupled to the inverted output of the other one of the bistables 8b and 8a, and
22 the use of these gates has a stabilizing effect on the operation.

23 The common enable input of the bistables 8a and 8b is coupled to output of a pulse
24 generator 9, and this output controls additionally both the relay 10 that has the switch
25 2 and through an inverter 16 dynamic input of two further bistables 11a and 11b. Write
26 inputs of the bistables 11a and 11b are connected to outputs Q of the two first bistables
27 8a and 8b. Outputs Q of the two second bistables 11a and 11b constitute outputs a and
28 b of the apparatus. A third output c is connected to output of an AND gate 15 that has
29 inputs coupled to inverted outputs of the second bistables 11a and 11b.

1 The operation of the voltage detection apparatus according to the invention is as
2 follows:

3 The monitored device, e.g. a battery is coupled directly to the input terminal 1. The
4 pulse generator 9 generates pulses with predetermined repetition frequency and with
5 given duration. In the exemplary embodiment the duration of the pulses is between
6 about 100 and 500 msec, and the period time of the pulses can be adjusted between
7 about 1 sec and 3 minutes. Fig. 2 shows the shape of the pulses of the pulse generator
8 9. The same pulses can be seen on Fig. 3a, however, with a different time scale.

9 For the duration of the pulses the switch 2 is closed and connects the input
10 terminal 1 with the capacitor 3. Before the switch 2 was closed, the voltage on the
11 capacitor 3 was equal with the voltage that prevailed at the input terminal during the
12 end of the previous pulse. This is due to the fact that by the end of the closed state of
13 the switch 2 the capacitor 3 is charged to the voltage present at the input terminal 1.
14 In case if this voltage has changed relative to the value taken during the last pulse, the
15 capacitor 3 will be charged or discharged to this new voltage value, and its charging
16 or discharging current will generate on the resistor 4 a decaying positive or negative
17 voltage pulse.

18 If the voltage has increased since the last clock pulse, then the charging current
19 transient will create an output signal that rises in positive direction then decays to zero.
20 This output signal is shown on Fig. 3b. The charging process of the capacitor of the RC
21 member in the feedback branch generates a transient pulse with an opposite sign, and
22 the voltage of the output signal will be as shown in Fig. 3c. The DC average of this
23 output signal will be zero. It is preferable if the time constants of the two subsequently
24 occurring transients are chosen to be almost the same, since that makes the signal
25 comprising the two half waves close to symmetric. The use of the second half wave is
26 significant from the point of view of the long-term stability of the DC component of the
27 output signal. The controlled amplifier 5 has an especially high input impedance,
28 therefore the load represented thereby is negligibly low and it cannot change the
29 voltage of the capacitor 3 within a sampling period.

1 In case if at the input terminal a decrease of voltage takes place relative to the
2 previous state, then the capacitor 3 will be discharged to the new decreased level. Now
3 the discharge current has an opposite sign with respect to the sign of the charging
4 current at the previous case, thus a negative pulse appears on the resistance 4 with
5 respect to the ground. At the output of the controlled amplifier 5 a full wave voltage
6 pulse appears that starts with a negative half wave.

7 The duration of the sampling pulse shown on Fig. 2a is longer than the time
8 constant of the RC member consisting of the capacitor 3 and the resistance 4, therefore
9 by the end of the pulse the charging or discharging transient will have finished. When
10 the switch 2 opens, the capacitor 3 will retain its voltage, and owing to its precision
11 design this voltage will be accurately kept till the next pulse. The ratio of the period
12 time and the sampling time is substantially higher than the one deducible from Fig. 2,
13 which has a distorted scale.

14 As described, the change of the voltage of the input signal in a sampling period
15 causes a voltage wave at the output of the controlled amplifier 5. Depending on the
16 fact whether the input voltage has increased or decreased, this voltage wave starts with
17 a positive or negative half wave. The width of the voltage window of the window
18 comparator 7 is adjusted by the threshold voltages of comparison $+UK$ and $-UK$ to be
19 substantially smaller than the amplitude of this wave. The comparation window
20 should by symmetric to the output DC level of the controlled amplifier 5, and the
21 symmetry can be adjusted by the potentiometer 12. Fig. 3c indicates that the positive
22 threshold of comparison $+UK$ is crossed twice by the voltage lead to the signal input
23 of the comparator 7 in the first half period of the full wave. In accordance with this fact
24 the upper output of the comparator 7 associated with the upper (positive) crossing of
25 the threshold a pulse shown in Fig. 3d will appear. In the second half period the
26 voltage signal will cross twice the lower (negative) threshold of comparison $-UK$, and
27 at this time a pulse shown in Fig. 3e will appear at the lower comparator output
28 associated with the lower threshold crossings.

1 The bistables 8a and 8b are reset by the leading 0-1 jump of the clock pulse, thus
2 both of them will have a logical 1 value at their inverted outputs and zero value at the
3 non-inverted outputs. The AND gates 13 and 14 are gated by the inverted output of
4 the other one in the pair of bistables. At the beginning of the clock pulse the inverted
5 output of both bistables 8a and 8b will be in 1 state, the writing into both bistables is
6 possible. In the exemplary case the signal at the input terminal has changed, namely
7 increased, which has a consequence that the wave starts with a positive half period. As
8 a result of this a pulse will first appear at the upper output of the comparator 7 (Fig.
9 3d), and the value 1 will be written in the bistable 8a. Fig. 3f shows the state of the
10 AND gate 13 and Fig. 3g shows the state of the AND gate 14. Fig. 3h shows the logical
11 value of the bistable 8a, and Fig. 3i shows that of the bistable 8b. When at the output
12 of the controlled amplifier 5 the voltage enters the second half period of the wave
13 signal, and a pulse appears at the lower output of the comparator 7 (Fig. 3e.), no
14 writing will be allowed in the bistable 8b. This is so because the inverted output of the
15 other bistable 8a is in zero state that prohibits passage through the AND gate 14.

16 At the end of the sampling clock pulse the bistables 11a and 11b react to the rear
17 edge of the pulse and store the momentary states of the other bistables 8a and 8b, and
18 this will be retained till the end of the next period. The bistable 11a will store the "one"
19 state (Fig. 3j) and the bistable 11b will store the "zero" state (Fig. 3k). From this
20 principle it follows that a signal will appear at the output a if at the input terminal the
21 voltage has increased relative to the value taken during the previous sampling pulse.
22 The output b will have a signal if the input voltage has decreased, finally, the output
23 c will have a signal, if the input voltage has not changed, i.e. it has remained within the
24 sensitivity threshold of the apparatus.

25 The rate of change of the voltage at the input terminal 1 has expedient significant
26 at a wide range of applications. The sensitivity of the measurement of the rate of
27 change can be adjusted within a wide range by means of changing the period time of
28 the sampling pulses. In a given configuration the circuit has a predetermined
29 sensitivity threshold. This can be e.g. 1 mV. If the period time of the sampling is chosen

1 to 1 minute, then the sensitivity of the rate of change will be 1 mV/min, but in that case
2 the data representing the new states will arrive in 1 minutes periodicity. If the task is
3 constituted by the determination of the end-of-charge moment of a battery, and this
4 condition is related to the fact when the earlier changing battery voltage gets stabilized
5 or constant, then the sensitivity of 1 mV/min is very high. Such a condition can be
6 applied at normal charging tasks. In case of quick chargers the charging current can
7 be so high that the 1 minute interval will prove to be too long between two subsequent
8 sensing, since an overcharging that can last till 1 minute might decrease the lifetime of
9 the battery. In that case the sampling period should be shortened, whereby the
10 sensitivity for the end-of-charge will be smaller, but at the same time the danger of
11 overcharging the battery will practically be eliminated. The fact that the charging
12 process will be finished at a level slightly below the fully charged state has no
13 significance at fast chargers.

14 The solution according to the invention can thus decide with a high sensitivity and
15 accuracy that the voltage at the input terminal has increased, decreased or has
16 remained unchanged relative to an earlier value. This information has a particular
17 significance in delivering an end-of-charge signal in case of charging batteries.

18 The circuit shown in Fig. 1 can determine the change of voltage signals only. In
19 several fields of technique there are numerous tasks, in which the change of other
20 characteristics like temperature or current has to be detected. In case if the examined
21 parameter is a voltage or it can be converted to a voltage signal easily, as it is the case
22 at sensing temperature values, the circuit shown in Fig. 1 can be used without any
23 change. In case, however, if the examined characteristics is represented by the peak
24 value of a pulsating signal sequence, the situation will not be easy anymore, because
25 conventional ways of peak detection are associated with offset errors higher than the
26 required sensitivity. Such a peak detection task can be found at such charging
27 processes of batteries in which the change of the charging current should be detected
28 or the moment should be known when the peak values have stabilized.

1 The charging current is constituted by a pulsating direct current, wherein the
2 pulsation can be converted to a voltage pulse sequence by means of a conventional
3 current-to-voltage converter.

4 Fig. 4 shows a circuit capable of generating a direct current voltage representing
5 the peak value of a pulsating current signal that has been converted first into an
6 alternating current. The detection of the change of this direct current voltage can be
7 solved by the circuit of Fig. 1.

8 The input of the circuit is constituted by the secondary winding of a current
9 converter 20, which has a grounded terminal and another terminal connected through
10 an integrating filter to active peak detector 21, that comprises an operational amplifier
11 and a diode. The output of the peak detector 21 is coupled through an RC filter to a
12 amplifier 22 having a feedback loop comprising a feedback resistor by which the gain
13 can be adjusted. The output of the amplifier 22 is coupled through a controlled switch
14 23 and to a capacitor 24 and to output terminal 25 of the circuit. Between a branch of
15 the second filter and the ground a second controlled switch 26 is provided.

16 The operation of the circuit is as follows.

17 From the alternating voltage proportional to the current to be examined, following
18 a smoothing that eliminates any high frequency noise, the active peak detector 21
19 generates a pulsating direct current voltage. Here the DC component of the level
20 between the pulses will be zero, i.e. the rectified direct current voltage will not be
21 superimposed on the forward voltage of the diode. The pulses of the pulse generator
22 9 shown in Fig. 1 operate the switches 23 and 26 and this takes place in synchrony with
23 the switch 2. During the long interval preceding each sampling pulse the switches 23,
24 26 are in the position shown in Fig. 4, i.e. the second filter is coupled to the input of the
25 amplifier 22, and the output of the amplifier 22 is coupled to the capacitor 24.

26 The pulsating DC voltage charges the capacitor in the second filter to the peak
27 value, which appears at the output of the amplifier 22 so that the source impedance
28 will be low, and the capacitor 24 will be charged soon to this value.

1 During the short sampling period that follows the long interval the states of the
2 switches 24 and 26 will be reversed, the capacitor 24 will be coupled to the output
3 terminal 25 and its voltage truly preserves the earlier level representing the voltage to
4 be detected. The circuit shown in Fig. 1 will sense the changes of this level as described
5 earlier.

6 The switch 26 connects the input of the amplifier 22 and the capacitor in the second
7 filter to the ground. As a result of this the circuit will start in the next period from the
8 zero level. In the next long period this process will be repeated and the capacitor 24
9 will be charged again to the peak of the alternating voltage. The advantage of the
10 circuit is that the output signal will be a direct current voltage that depends very
11 accurately only on the peak value of the input pulses, and this direct current voltage
12 will not be loaded by any superimposed noise or alien component. The high accuracy
13 is the consequence of the standard zero state provided during the sampling periods.

14 The end-of-charge condition of a battery is often related to a threshold
15 condition in which the change of the battery voltage or current in a given time
16 period drops below a predetermined small value as is described hereinabove. It
17 may happen that, owing to short term noises on the line voltage or sudden changes
18 of the line voltage, the threshold condition can be fulfilled even if the end-of-
19 charge condition is not met. To filter out such disturbing effects it may be useful to
20 monitor the changing battery voltage or current through a small number of
21 sampling periods, and to initiate the end-of-charge condition only if the threshold
22 condition is reached in a majority of these periods. In this way it may be possible to
23 prevent a single noise or random disturbances from affecting the safe determination
24 of the end-of-charge condition.

25 Disclosures Incorporated. The entire disclosure of each and every United States
26 patent and patent application, of each foreign and international patent publication,
27 of each other publication and of each unpublished patent application that is
28 referenced in this specification or elsewhere in this patent application, is hereby
29 incorporated herein, in its entirety, by the respective specific reference that has been

1 made thereto.

2 While illustrative embodiments of the invention have been described above, it
3 is, of course, understood that many and various modifications will be apparent to
4 those of ordinary skill in the relevant art, or may become apparent as the art
5 develops. Such modifications are contemplated as being within the spirit and scope
6 of the invention or inventions disclosed in this specification.